A Vertex Cut Algorithm for Model Order Reduction of Electronic Circuits

, , , and

BibTeX reference

In this article we address the model order reduction problem for resistor networks by using methods from graph theory. We formulate this problem through graph theory concepts, propose algorithms for solving it, and present the computational results we have obtained for real-world resistor networks. The results demonstrate that graph-theoretical methods produce networks that contain fewer edges and are sparser than networks produced by state-of-the-art methods.

, 19 pages

This cahier was revised in October 2011

Research Axis

Research application


A vertex cut algorithm for model order reduction of parasitic resistive networks
, , , and
COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering, 31(6), 1850–1871, 2012 BibTeX reference